Ram.Read_port
type t = Signal.read_port = {
read_clock : Signal.t;
read_address : Signal.t;
read_enable : Signal.t;
}
val sexp_of_t : t -> Sexplib0.Sexp.t