Module Rtl.Language

type t =
| Verilog
| Vhdl
val sexp_of_t : t -> Sexplib0.Sexp.t
val file_extension : t -> Base.string
val legalize_identifier : t -> Base.string -> Base.string