Hardcaml_ntt.Parallel_cores
Instantiate 2^Config.logcores ntt designs.
2^Config.logcores
module Make (Config : Core_config.S) : sig ... end