Up – hardcaml_xilinx » Hardcaml_xilinx » Synthesis » Lut4

Module `Synthesis.Lut4`

val max_lut : Base.int