Up – hardcaml_xilinx » Hardcaml_xilinx » Synthesis » Lut6

Module `Synthesis.Lut6`

val max_lut : Base.int