Hardcaml_ntt.Single_core
Instantiate a single NTT core design with the associated input/output and internal RAMs.
module Make (Config : Core_config.S) : sig ... end
module With_rams (Config : Core_config.S) : sig ... end