Synthesis.Make_sequential
module Synth : Xilinx_primitives with type t = Hardcaml.Signal.t
val reg : Hardcaml.Reg_spec.t -> enable:Hardcaml.Signal.t -> Hardcaml.Signal.t -> Hardcaml.Signal.t